
SPICE model is the key to simulate physical behavior of a semiconductor chip. So designers can verify the function of a chip on the computer. For the last couple decades, UC Berkeley BSIM model is the de facto SPICE model standard.
However, BSIM5, the next generation of BSIM, is not selected as the standard SPICE model of next generation semiconductor (CMOS) process, according to Compact Model Council (CMC). In stead, Japanese HiSim model and Philip PSP model (joint effort with U of Pennsylvania) are selected. It is a bit of surprise because Berkeley's BSIM model has such a long successful history. CMC's claim: BSIM5 is just not good enough.
This supposes to be end of story, until I hear something.
BSIM's creator is also the executive of world's largest independent semiconductor fab. Rumor said he thought with the power of his company, BSIM5 will be selected as standard model by default. So he didn't do any promotion for his new model. Unfortunately, the result turn another way.
Now the interesting is: for political reason, the Big Guy will probably support BSIM5 mainly. But the International standard are something else. So what will the rest of chip companies root for? It remind me Microsoft vs. software industry. USA vs. UN ...
CMC
CMOS
No comments:
Post a Comment